The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. ex. Some numerals are expressed as "XNUMX".
Copyrights notice
The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. Copyrights notice
QFP 패키지 및 PCB 실장 환경에서 LSI 회로 작동에 대한 전자기(EM) 간섭(면역)의 영향을 연구합니다. 전원 공급 장치 시스템에 EM 전력을 주입하면 오작동이 발생합니다. 여기서 전원은 결합된 온칩 및 오프칩 임피던스를 통해 전압 바운스로 변환되어 전원 공급 장치와 접지는 물론 온 칩의 신호 노드에도 영향을 미칩니다. 칩 파형 측정. 집중 전원 공급 장치 임피던스 모델과 오작동을 위해 EM 전력에 의해 유도된 전압 바운스의 최소 진폭(둘 다 지정된 패키지 LSI에 대한 외부 측정에서 파생될 수 있음)은 높은 PCB 설계에 도움이 되는 EM 간섭 모델을 공식화합니다. 면역. 이 기술은 일반적으로 시스템온칩 애플리케이션에 적용될 수 있습니다.
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
부
Kouji ICHIKAWA, Yuki TAKAHASHI, Yukihiko SAKURAI, Takahiro TSUDA, Isao IWASE, Makoto NAGATA, "Measurement-Based Analysis of Electromagnetic Immunity in LSI Circuit Operation" in IEICE TRANSACTIONS on Electronics,
vol. E91-C, no. 6, pp. 936-944, June 2008, doi: 10.1093/ietele/e91-c.6.936.
Abstract: Impacts of electromagnetic (EM) interference (immunity) on operation of LSI circuits in a QFP-packaged and PCB-mounted environment are studied. EM power injection to a power-supply system leads to malfunction, where the power is translated into voltage bounces through combined on- and off- chip impedances, affecting power supply and ground, as well as signal nodes in a die, seen from on-chip waveform measurements. A lumped power-supply impedance model and the minimum amplitude of voltage bounce induced by EM power for malfunction, both of which can be derived from external measurements to a given packaged LSI, formulate an EM interference model that is helpful in the PCB design toward high immunity. The technique can be generally applied to systems-on-chip applications.
URL: https://global.ieice.org/en_transactions/electronics/10.1093/ietele/e91-c.6.936/_p
부
@ARTICLE{e91-c_6_936,
author={Kouji ICHIKAWA, Yuki TAKAHASHI, Yukihiko SAKURAI, Takahiro TSUDA, Isao IWASE, Makoto NAGATA, },
journal={IEICE TRANSACTIONS on Electronics},
title={Measurement-Based Analysis of Electromagnetic Immunity in LSI Circuit Operation},
year={2008},
volume={E91-C},
number={6},
pages={936-944},
abstract={Impacts of electromagnetic (EM) interference (immunity) on operation of LSI circuits in a QFP-packaged and PCB-mounted environment are studied. EM power injection to a power-supply system leads to malfunction, where the power is translated into voltage bounces through combined on- and off- chip impedances, affecting power supply and ground, as well as signal nodes in a die, seen from on-chip waveform measurements. A lumped power-supply impedance model and the minimum amplitude of voltage bounce induced by EM power for malfunction, both of which can be derived from external measurements to a given packaged LSI, formulate an EM interference model that is helpful in the PCB design toward high immunity. The technique can be generally applied to systems-on-chip applications.},
keywords={},
doi={10.1093/ietele/e91-c.6.936},
ISSN={1745-1353},
month={June},}
부
TY - JOUR
TI - Measurement-Based Analysis of Electromagnetic Immunity in LSI Circuit Operation
T2 - IEICE TRANSACTIONS on Electronics
SP - 936
EP - 944
AU - Kouji ICHIKAWA
AU - Yuki TAKAHASHI
AU - Yukihiko SAKURAI
AU - Takahiro TSUDA
AU - Isao IWASE
AU - Makoto NAGATA
PY - 2008
DO - 10.1093/ietele/e91-c.6.936
JO - IEICE TRANSACTIONS on Electronics
SN - 1745-1353
VL - E91-C
IS - 6
JA - IEICE TRANSACTIONS on Electronics
Y1 - June 2008
AB - Impacts of electromagnetic (EM) interference (immunity) on operation of LSI circuits in a QFP-packaged and PCB-mounted environment are studied. EM power injection to a power-supply system leads to malfunction, where the power is translated into voltage bounces through combined on- and off- chip impedances, affecting power supply and ground, as well as signal nodes in a die, seen from on-chip waveform measurements. A lumped power-supply impedance model and the minimum amplitude of voltage bounce induced by EM power for malfunction, both of which can be derived from external measurements to a given packaged LSI, formulate an EM interference model that is helpful in the PCB design toward high immunity. The technique can be generally applied to systems-on-chip applications.
ER -