The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. ex. Some numerals are expressed as "XNUMX".
Copyrights notice
The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. Copyrights notice
50μm InAlAs/InGaAs/InP HEMT를 사용하는 0.1Gbit/s 디멀티플렉서 IC 모듈이 보고되었습니다. 제작된 모듈의 최대 오류 없는 작동 비트율은 50Gbit/s이며, 170Gbit/s에서 43도의 넓은 위상 여유를 얻습니다. 50Gbit/s 디멀티플렉싱은 지금까지 보고된 모든 패키지 디멀티플렉서 IC 중 가장 빠른 성능입니다.
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
부
Kimikazu SANO, Koichi MURATA, Yasuro YAMANE, "50-Gbit/s Demultiplexer IC Module Using InAlAs/InGaAs/InP HEMTs" in IEICE TRANSACTIONS on Electronics,
vol. E83-C, no. 11, pp. 1788-1790, November 2000, doi: .
Abstract: A 50-Gbit/s demultiplexer IC module that uses 0.1-µm InAlAs/InGaAs/InP HEMTs is reported. The maximum error-free operation bit-rate of a fabricated module is 50 Gbit/s, and a wide phase margin of 170 degrees is obtained at 43 Gbit/s. 50-Gbit/s demultiplexing is the fastest performance of all packaged demultiplexer ICs yet reported.
URL: https://global.ieice.org/en_transactions/electronics/10.1587/e83-c_11_1788/_p
부
@ARTICLE{e83-c_11_1788,
author={Kimikazu SANO, Koichi MURATA, Yasuro YAMANE, },
journal={IEICE TRANSACTIONS on Electronics},
title={50-Gbit/s Demultiplexer IC Module Using InAlAs/InGaAs/InP HEMTs},
year={2000},
volume={E83-C},
number={11},
pages={1788-1790},
abstract={A 50-Gbit/s demultiplexer IC module that uses 0.1-µm InAlAs/InGaAs/InP HEMTs is reported. The maximum error-free operation bit-rate of a fabricated module is 50 Gbit/s, and a wide phase margin of 170 degrees is obtained at 43 Gbit/s. 50-Gbit/s demultiplexing is the fastest performance of all packaged demultiplexer ICs yet reported.},
keywords={},
doi={},
ISSN={},
month={November},}
부
TY - JOUR
TI - 50-Gbit/s Demultiplexer IC Module Using InAlAs/InGaAs/InP HEMTs
T2 - IEICE TRANSACTIONS on Electronics
SP - 1788
EP - 1790
AU - Kimikazu SANO
AU - Koichi MURATA
AU - Yasuro YAMANE
PY - 2000
DO -
JO - IEICE TRANSACTIONS on Electronics
SN -
VL - E83-C
IS - 11
JA - IEICE TRANSACTIONS on Electronics
Y1 - November 2000
AB - A 50-Gbit/s demultiplexer IC module that uses 0.1-µm InAlAs/InGaAs/InP HEMTs is reported. The maximum error-free operation bit-rate of a fabricated module is 50 Gbit/s, and a wide phase margin of 170 degrees is obtained at 43 Gbit/s. 50-Gbit/s demultiplexing is the fastest performance of all packaged demultiplexer ICs yet reported.
ER -