The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. ex. Some numerals are expressed as "XNUMX".
Copyrights notice
The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. Copyrights notice
고속 버스트 QPSK(Quaternary Phase Shift Keying) 수신기의 설계 및 구현 사례를 제시합니다. PSK 변조는 위상을 통해 정보를 전달하므로 기저대역 디지털 수신기는 수신된 위상에서 전송된 심볼을 복구할 수 있습니다. 구현된 수신기는 전송된 심볼 정보 없이 32개 심볼에 걸쳐 샘플링된 데이터를 이용하여 심볼 시간과 주파수 오프셋을 추정하고, 추정 시간에 따른 수신 위상 지연을 위해 임베디드 RAM을 사용한다. 수신기는 92,000μm CMOS 기술을 사용하는 Samsung KG75 SOG 라이브러리의 약 0.65개 게이트를 사용하여 구현됩니다. 제작된 칩 테스트 결과는 수신기가 40V에서 5.6MHz 클럭 속도로 작동하는 것을 보여주며, 이는 40Mbps 데이터 속도와 동일합니다.
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
부
Seung-Geun KIM, Wooncheol HWANG, Youngsun KIM, Youngkou LEE, Sungsoo CHOI, Kiseon KIM, "Fully Digital Preambleless 40 Mbps QPSK Receiver for Burst Transmission" in IEICE TRANSACTIONS on Electronics,
vol. E84-C, no. 2, pp. 175-182, February 2001, doi: .
Abstract: We present a case of design and implementation of a high-speed burst QPSK (Quaternary Phase Shift Keying) receiver. Since the PSK modulation carries its information through the phase, the baseband digital receiver can recover transmitted symbol from the received phase. The implemented receiver estimates symbol time and frequency offset using sampled data over 32 symbols without transmitted symbol information, and embedded RAM is used for received phase delay over estimation time. The receiver is implemented using about 92,000 gates of Samsung KG75 SOG library which uses 0.65 µm CMOS technology. The fabricated chip test result shows that the receiver operates at 40 MHz clock rate on 5.6 V, which is equivalent to the 40 Mbps data rate.
URL: https://global.ieice.org/en_transactions/electronics/10.1587/e84-c_2_175/_p
부
@ARTICLE{e84-c_2_175,
author={Seung-Geun KIM, Wooncheol HWANG, Youngsun KIM, Youngkou LEE, Sungsoo CHOI, Kiseon KIM, },
journal={IEICE TRANSACTIONS on Electronics},
title={Fully Digital Preambleless 40 Mbps QPSK Receiver for Burst Transmission},
year={2001},
volume={E84-C},
number={2},
pages={175-182},
abstract={We present a case of design and implementation of a high-speed burst QPSK (Quaternary Phase Shift Keying) receiver. Since the PSK modulation carries its information through the phase, the baseband digital receiver can recover transmitted symbol from the received phase. The implemented receiver estimates symbol time and frequency offset using sampled data over 32 symbols without transmitted symbol information, and embedded RAM is used for received phase delay over estimation time. The receiver is implemented using about 92,000 gates of Samsung KG75 SOG library which uses 0.65 µm CMOS technology. The fabricated chip test result shows that the receiver operates at 40 MHz clock rate on 5.6 V, which is equivalent to the 40 Mbps data rate.},
keywords={},
doi={},
ISSN={},
month={February},}
부
TY - JOUR
TI - Fully Digital Preambleless 40 Mbps QPSK Receiver for Burst Transmission
T2 - IEICE TRANSACTIONS on Electronics
SP - 175
EP - 182
AU - Seung-Geun KIM
AU - Wooncheol HWANG
AU - Youngsun KIM
AU - Youngkou LEE
AU - Sungsoo CHOI
AU - Kiseon KIM
PY - 2001
DO -
JO - IEICE TRANSACTIONS on Electronics
SN -
VL - E84-C
IS - 2
JA - IEICE TRANSACTIONS on Electronics
Y1 - February 2001
AB - We present a case of design and implementation of a high-speed burst QPSK (Quaternary Phase Shift Keying) receiver. Since the PSK modulation carries its information through the phase, the baseband digital receiver can recover transmitted symbol from the received phase. The implemented receiver estimates symbol time and frequency offset using sampled data over 32 symbols without transmitted symbol information, and embedded RAM is used for received phase delay over estimation time. The receiver is implemented using about 92,000 gates of Samsung KG75 SOG library which uses 0.65 µm CMOS technology. The fabricated chip test result shows that the receiver operates at 40 MHz clock rate on 5.6 V, which is equivalent to the 40 Mbps data rate.
ER -