The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. ex. Some numerals are expressed as "XNUMX".
Copyrights notice
The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. Copyrights notice
본 논문에서는 VAbM 기술이라 불리는 애플리케이션별 시스템의 온칩 데이터 메모리(RAM)에 대한 변수 분석을 기반으로 하는 새로운 저에너지 메모리 설계 기술을 제시합니다. 이는 데이터 전송 및 저장에 소비되는 에너지를 줄이기 위해 데이터 지역성과 변수의 유효 데이터 폭을 모두 활용하는 것을 목표로 합니다. 액세스 빈도가 높고 유효 데이터 폭이 더 작은 변수는 비트 라인과 워드 라인이 더 적은 더 작은 저에너지 메모리에 할당되어 프로세서에 더 가깝게 배치됩니다. 메모리 뱅크 수의 제약 하에서 VAbM 기술은 다양한 분석 결과를 사용하여 온칩 RAM을 여러 뱅크에 할당하고 할당합니다. 이 뱅크는 각 애플리케이션 요구 사항에 맞는 다양한 워드 라인 수와 다양한 비트 라인 수로 크기가 다릅니다. 여러 실제 임베디드 애플리케이션을 사용한 실험 결과, 모놀리식 메모리에 비해 최대 64.8%, 메모리 뱅킹 기술로 설계된 메모리에 비해 27.7%의 상당한 에너지 감소를 보여줍니다.
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
부
Yun CAO, Hiroto YASUURA, "Memory Organization for Low-Energy Processor-Based Application-Specific Systems" in IEICE TRANSACTIONS on Electronics,
vol. E85-C, no. 8, pp. 1616-1624, August 2002, doi: .
Abstract: This paper presents a novel low-energy memory design technique based on variable analysis for on-chip data memory (RAM) in application-specific systems, which called VAbM technique. It targets the exploitation of both data locality and effective data width of variables to reduce energy consumed by data transfer and storage. Variables with higher access frequency and smaller effective data width are assigned into a smaller low-energy memory with fewer bit lines and word lines, placed closer the processor. Under constraints of the number of memory banks, VAbM technique use variable analysis results to perform allocating and assigning on-chip RAM into multiple banks, which have different size with different number of word lines and different number of bit lines tailored to each application requirements. Experimental results with several real embedded applications demonstrate significant energy reduction up to 64.8% over monolithic memory, and 27.7% compared to memory designed by memory banking technique.
URL: https://global.ieice.org/en_transactions/electronics/10.1587/e85-c_8_1616/_p
부
@ARTICLE{e85-c_8_1616,
author={Yun CAO, Hiroto YASUURA, },
journal={IEICE TRANSACTIONS on Electronics},
title={Memory Organization for Low-Energy Processor-Based Application-Specific Systems},
year={2002},
volume={E85-C},
number={8},
pages={1616-1624},
abstract={This paper presents a novel low-energy memory design technique based on variable analysis for on-chip data memory (RAM) in application-specific systems, which called VAbM technique. It targets the exploitation of both data locality and effective data width of variables to reduce energy consumed by data transfer and storage. Variables with higher access frequency and smaller effective data width are assigned into a smaller low-energy memory with fewer bit lines and word lines, placed closer the processor. Under constraints of the number of memory banks, VAbM technique use variable analysis results to perform allocating and assigning on-chip RAM into multiple banks, which have different size with different number of word lines and different number of bit lines tailored to each application requirements. Experimental results with several real embedded applications demonstrate significant energy reduction up to 64.8% over monolithic memory, and 27.7% compared to memory designed by memory banking technique.},
keywords={},
doi={},
ISSN={},
month={August},}
부
TY - JOUR
TI - Memory Organization for Low-Energy Processor-Based Application-Specific Systems
T2 - IEICE TRANSACTIONS on Electronics
SP - 1616
EP - 1624
AU - Yun CAO
AU - Hiroto YASUURA
PY - 2002
DO -
JO - IEICE TRANSACTIONS on Electronics
SN -
VL - E85-C
IS - 8
JA - IEICE TRANSACTIONS on Electronics
Y1 - August 2002
AB - This paper presents a novel low-energy memory design technique based on variable analysis for on-chip data memory (RAM) in application-specific systems, which called VAbM technique. It targets the exploitation of both data locality and effective data width of variables to reduce energy consumed by data transfer and storage. Variables with higher access frequency and smaller effective data width are assigned into a smaller low-energy memory with fewer bit lines and word lines, placed closer the processor. Under constraints of the number of memory banks, VAbM technique use variable analysis results to perform allocating and assigning on-chip RAM into multiple banks, which have different size with different number of word lines and different number of bit lines tailored to each application requirements. Experimental results with several real embedded applications demonstrate significant energy reduction up to 64.8% over monolithic memory, and 27.7% compared to memory designed by memory banking technique.
ER -