The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. ex. Some numerals are expressed as "XNUMX".
Copyrights notice
The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. Copyrights notice
본 논문에서는 60GHz 대역의 직접 변조 발진기를 기반으로 한 저전력 소모 ASK 송신기를 제안하였다. 제안된 송신기를 구현하기 위해 전력 효율이 높은 발진기와 손실이 적은 변조기를 설계하였다. 또한 온칩 공진기와 안테나를 결합하여 송신기의 버퍼 증폭기를 제거하여 전력 소비와 크기를 줄였습니다. 제안된 송신기는 표준 65nm CMOS 공정으로 제작되었다. 코어 영역은 패드 포함 1130μm×590μm입니다. 동작 주파수는 60.4GHz이다. 10 -6 의 BER은 버퍼 증폭기를 포함하여 50μW 미만의 전력 소비로 260Mbps 미만에서 달성됩니다. 제안된 통합 온칩 공진기와 안테나를 사용하면 송신기용 버퍼 증폭기가 필요하지 않으며 전력 소비가 180μW로 감소됩니다.
Mizuki MOTOYOSHI
Tohoku University
Suguru KAMEDA
Tohoku University
Noriharu SUEMATSU
Tohoku University
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
부
Mizuki MOTOYOSHI, Suguru KAMEDA, Noriharu SUEMATSU, "60GHz 180µW Power Consumption CMOS ASK Transmitter Using Combined On-Chip Resonator and Antenna" in IEICE TRANSACTIONS on Electronics,
vol. E102-C, no. 10, pp. 725-731, October 2019, doi: 10.1587/transele.2019MMP0012.
Abstract: In this paper, we proposed low power consumption ASK transmitter based on the direct modulated oscillator at 60GHz-band. To achieve the proposed transmitter, high power-efficient oscillator and loss less modulator are designed. Moreover combined on-chip resonator and antenna to remove the buffer amplifier of the transmitter to reduce the power consumption and size. The proposed transmitter has been fabricated in standard 65nm CMOS process. The core area is 1130µm×590µm with pads. The operation frequency is 60.4GHz. The BER of 10<SUP>-6</SUP> is achieved under 50Mbps with power consumption of less than 260µW including the buffer amplifier. Using the proposed combined on-chip resonator and antenna, which need no buffer amplifier for transmitter and the power consumption is reduced to 180µW.
URL: https://global.ieice.org/en_transactions/electronics/10.1587/transele.2019MMP0012/_p
부
@ARTICLE{e102-c_10_725,
author={Mizuki MOTOYOSHI, Suguru KAMEDA, Noriharu SUEMATSU, },
journal={IEICE TRANSACTIONS on Electronics},
title={60GHz 180µW Power Consumption CMOS ASK Transmitter Using Combined On-Chip Resonator and Antenna},
year={2019},
volume={E102-C},
number={10},
pages={725-731},
abstract={In this paper, we proposed low power consumption ASK transmitter based on the direct modulated oscillator at 60GHz-band. To achieve the proposed transmitter, high power-efficient oscillator and loss less modulator are designed. Moreover combined on-chip resonator and antenna to remove the buffer amplifier of the transmitter to reduce the power consumption and size. The proposed transmitter has been fabricated in standard 65nm CMOS process. The core area is 1130µm×590µm with pads. The operation frequency is 60.4GHz. The BER of 10<SUP>-6</SUP> is achieved under 50Mbps with power consumption of less than 260µW including the buffer amplifier. Using the proposed combined on-chip resonator and antenna, which need no buffer amplifier for transmitter and the power consumption is reduced to 180µW.},
keywords={},
doi={10.1587/transele.2019MMP0012},
ISSN={1745-1353},
month={October},}
부
TY - JOUR
TI - 60GHz 180µW Power Consumption CMOS ASK Transmitter Using Combined On-Chip Resonator and Antenna
T2 - IEICE TRANSACTIONS on Electronics
SP - 725
EP - 731
AU - Mizuki MOTOYOSHI
AU - Suguru KAMEDA
AU - Noriharu SUEMATSU
PY - 2019
DO - 10.1587/transele.2019MMP0012
JO - IEICE TRANSACTIONS on Electronics
SN - 1745-1353
VL - E102-C
IS - 10
JA - IEICE TRANSACTIONS on Electronics
Y1 - October 2019
AB - In this paper, we proposed low power consumption ASK transmitter based on the direct modulated oscillator at 60GHz-band. To achieve the proposed transmitter, high power-efficient oscillator and loss less modulator are designed. Moreover combined on-chip resonator and antenna to remove the buffer amplifier of the transmitter to reduce the power consumption and size. The proposed transmitter has been fabricated in standard 65nm CMOS process. The core area is 1130µm×590µm with pads. The operation frequency is 60.4GHz. The BER of 10<SUP>-6</SUP> is achieved under 50Mbps with power consumption of less than 260µW including the buffer amplifier. Using the proposed combined on-chip resonator and antenna, which need no buffer amplifier for transmitter and the power consumption is reduced to 180µW.
ER -