The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. ex. Some numerals are expressed as "XNUMX".
Copyrights notice
The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. Copyrights notice
주파수 변조 연속파(FMCW) 레이더 애플리케이션을 위한 19.1점 변조(TPM) 기능을 갖춘 20.4~93.32GHz 시그마-델타 분수형 N 주파수 합성기가 제시됩니다. FMCW 합성기는 TPM을 지원하기 위해 큰 연속 주파수 튜닝 범위와 작은 디지털 제어 발진기(DCO) 이득 변화를 갖춘 디지털 및 전압 제어 발진기(D/VCO)를 제안합니다. TPM 기술을 사용하면 루프 대역폭과 처프 기울기 간의 상관 관계를 방지하여 빠른 처프, 위상 잡음 및 선형성에 도움이 됩니다. FMCW 신호의 시작 주파수, 대역폭 및 기울기는 모두 독립적으로 재구성 가능합니다. FMCW 합성기는 1GHz 캐리어의 19.25MHz 오프셋과 10μs 미만의 잠금 시간에서 -112dBc/Hz의 측정된 위상 잡음을 달성합니다. RMS(평균 제곱근) 주파수 오류는 처프 기울기가 94kHz/μs인 경우 각각 761kHz에 불과하고, 빠른 기울기가 9.725MHz/μs인 경우 각각 65kHz입니다. 74.3nm CMOS 프로세스로 구현된 합성기는 출력 버퍼로 XNUMXmW를 소비합니다.
Yuanyuan XU
Fudan University
Wei LI
Fudan University
Wei WANG
Fudan University
Dan WU
Fudan University
Lai HE
Fudan University
Jintao HU
Fudan University
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
부
Yuanyuan XU, Wei LI, Wei WANG, Dan WU, Lai HE, Jintao HU, "A 65 nm 19.1-to-20.4 GHz Sigma-Delta Fractional-N Frequency Synthesizer with Two-Point Modulation for FMCW Radar Applications" in IEICE TRANSACTIONS on Electronics,
vol. E102-C, no. 1, pp. 64-76, January 2019, doi: 10.1587/transele.E102.C.64.
Abstract: A 19.1-to-20.4 GHz sigma-delta fractional-N frequency synthesizer with two-point modulation (TPM) for frequency modulated continuous wave (FMCW) radar applications is presented. The FMCW synthesizer proposes a digital and voltage controlled oscillator (D/VCO) with large continuous frequency tuning range and small digital controlled oscillator (DCO) gain variation to support TPM. By using TPM technique, it avoids the correlation between loop bandwidth and chirp slope, which is beneficial to fast chirp, phase noise and linearity. The start frequency, bandwidth and slope of the FMCW signal are all reconfigurable independently. The FMCW synthesizer achieves a measured phase noise of -93.32 dBc/Hz at 1MHz offset from a 19.25 GHz carrier and less than 10 µs locking time. The root-mean-square (RMS) frequency error is only 112 kHz with 94 kHz/µs chirp slope, and 761 kHz with a fast slope of 9.725 MHz/µs respectively. Implemented in 65 nm CMOS process, the synthesizer consumes 74.3 mW with output buffer.
URL: https://global.ieice.org/en_transactions/electronics/10.1587/transele.E102.C.64/_p
부
@ARTICLE{e102-c_1_64,
author={Yuanyuan XU, Wei LI, Wei WANG, Dan WU, Lai HE, Jintao HU, },
journal={IEICE TRANSACTIONS on Electronics},
title={A 65 nm 19.1-to-20.4 GHz Sigma-Delta Fractional-N Frequency Synthesizer with Two-Point Modulation for FMCW Radar Applications},
year={2019},
volume={E102-C},
number={1},
pages={64-76},
abstract={A 19.1-to-20.4 GHz sigma-delta fractional-N frequency synthesizer with two-point modulation (TPM) for frequency modulated continuous wave (FMCW) radar applications is presented. The FMCW synthesizer proposes a digital and voltage controlled oscillator (D/VCO) with large continuous frequency tuning range and small digital controlled oscillator (DCO) gain variation to support TPM. By using TPM technique, it avoids the correlation between loop bandwidth and chirp slope, which is beneficial to fast chirp, phase noise and linearity. The start frequency, bandwidth and slope of the FMCW signal are all reconfigurable independently. The FMCW synthesizer achieves a measured phase noise of -93.32 dBc/Hz at 1MHz offset from a 19.25 GHz carrier and less than 10 µs locking time. The root-mean-square (RMS) frequency error is only 112 kHz with 94 kHz/µs chirp slope, and 761 kHz with a fast slope of 9.725 MHz/µs respectively. Implemented in 65 nm CMOS process, the synthesizer consumes 74.3 mW with output buffer.},
keywords={},
doi={10.1587/transele.E102.C.64},
ISSN={1745-1353},
month={January},}
부
TY - JOUR
TI - A 65 nm 19.1-to-20.4 GHz Sigma-Delta Fractional-N Frequency Synthesizer with Two-Point Modulation for FMCW Radar Applications
T2 - IEICE TRANSACTIONS on Electronics
SP - 64
EP - 76
AU - Yuanyuan XU
AU - Wei LI
AU - Wei WANG
AU - Dan WU
AU - Lai HE
AU - Jintao HU
PY - 2019
DO - 10.1587/transele.E102.C.64
JO - IEICE TRANSACTIONS on Electronics
SN - 1745-1353
VL - E102-C
IS - 1
JA - IEICE TRANSACTIONS on Electronics
Y1 - January 2019
AB - A 19.1-to-20.4 GHz sigma-delta fractional-N frequency synthesizer with two-point modulation (TPM) for frequency modulated continuous wave (FMCW) radar applications is presented. The FMCW synthesizer proposes a digital and voltage controlled oscillator (D/VCO) with large continuous frequency tuning range and small digital controlled oscillator (DCO) gain variation to support TPM. By using TPM technique, it avoids the correlation between loop bandwidth and chirp slope, which is beneficial to fast chirp, phase noise and linearity. The start frequency, bandwidth and slope of the FMCW signal are all reconfigurable independently. The FMCW synthesizer achieves a measured phase noise of -93.32 dBc/Hz at 1MHz offset from a 19.25 GHz carrier and less than 10 µs locking time. The root-mean-square (RMS) frequency error is only 112 kHz with 94 kHz/µs chirp slope, and 761 kHz with a fast slope of 9.725 MHz/µs respectively. Implemented in 65 nm CMOS process, the synthesizer consumes 74.3 mW with output buffer.
ER -