The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. ex. Some numerals are expressed as "XNUMX".
Copyrights notice
The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. Copyrights notice
본 논문에서는 저전압, 저지연 동작을 위한 새로운 혼합 전압 I/O 버퍼를 제안합니다. 제안된 버퍼는 게이트 산화물 스트레스 및 핫 캐리어 저하와 같은 문제를 효율적으로 방지하기 위해 새로운 지연 기반 타이밍 제어 방식을 채택합니다. 제안된 타이밍 제어 방식은 또한 직렬 연결된 전송 게이트(TG) 및 삼중 스택 트랜지스터와 같은 타이밍에 중요한 회로의 사용을 피함으로써 버퍼가 데이터 전송을 위한 더 낮은 대기 시간을 갖도록 허용합니다. 가변 스택 트랜지스터 게이트 바이어싱 방식을 사용하면 낮은 공급 전압에서 데이터를 수신하기 위한 대기 시간도 줄어듭니다. 80nm CMOS 공정에서의 비교 결과, 제안된 혼합 전압 I/O 버퍼는 79.3V 공급 전압에서 외부 데이터 수신 성능이 최대 23.8%, 내부 데이터 전송 성능이 최대 1.2% 향상된 것으로 나타났다.
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
부
Joung-Yeal KIM, Su-Jin PARK, Yong-Ki KIM, Sang-Keun HAN, Young-Hyun JUN, Chilgee LEE, Tae Hee HAN, Bai-Sun KONG, "New Low-Voltage Low-Latency Mixed-Voltage I/O Buffer" in IEICE TRANSACTIONS on Electronics,
vol. E93-C, no. 5, pp. 709-711, May 2010, doi: 10.1587/transele.E93.C.709.
Abstract: A new mixed-voltage I/O buffer for low-voltage low-latency operation is proposed in this paper. The proposed buffer adopts a novel delay-based timing-control scheme to efficiently avoid problems like gate-oxide stress and hot-carrier degradation. The proposed timing-control scheme also allows the buffer to have a lower latency for transmitting data by avoiding the use of timing-critical circuits like series-connected transmission gates (TGs) and triple-stacked transistors. The latency for receiving data at low supply voltage is also reduced by employing a variable stacked transistor gate-biasing scheme. Comparison results in an 80-nm CMOS process indicated that the proposed mixed-voltage I/O buffer improved up to 79.3% for receiving the external data and up to 23.8% for transmitting the internal data at a supply voltage of 1.2 V.
URL: https://global.ieice.org/en_transactions/electronics/10.1587/transele.E93.C.709/_p
부
@ARTICLE{e93-c_5_709,
author={Joung-Yeal KIM, Su-Jin PARK, Yong-Ki KIM, Sang-Keun HAN, Young-Hyun JUN, Chilgee LEE, Tae Hee HAN, Bai-Sun KONG, },
journal={IEICE TRANSACTIONS on Electronics},
title={New Low-Voltage Low-Latency Mixed-Voltage I/O Buffer},
year={2010},
volume={E93-C},
number={5},
pages={709-711},
abstract={A new mixed-voltage I/O buffer for low-voltage low-latency operation is proposed in this paper. The proposed buffer adopts a novel delay-based timing-control scheme to efficiently avoid problems like gate-oxide stress and hot-carrier degradation. The proposed timing-control scheme also allows the buffer to have a lower latency for transmitting data by avoiding the use of timing-critical circuits like series-connected transmission gates (TGs) and triple-stacked transistors. The latency for receiving data at low supply voltage is also reduced by employing a variable stacked transistor gate-biasing scheme. Comparison results in an 80-nm CMOS process indicated that the proposed mixed-voltage I/O buffer improved up to 79.3% for receiving the external data and up to 23.8% for transmitting the internal data at a supply voltage of 1.2 V.},
keywords={},
doi={10.1587/transele.E93.C.709},
ISSN={1745-1353},
month={May},}
부
TY - JOUR
TI - New Low-Voltage Low-Latency Mixed-Voltage I/O Buffer
T2 - IEICE TRANSACTIONS on Electronics
SP - 709
EP - 711
AU - Joung-Yeal KIM
AU - Su-Jin PARK
AU - Yong-Ki KIM
AU - Sang-Keun HAN
AU - Young-Hyun JUN
AU - Chilgee LEE
AU - Tae Hee HAN
AU - Bai-Sun KONG
PY - 2010
DO - 10.1587/transele.E93.C.709
JO - IEICE TRANSACTIONS on Electronics
SN - 1745-1353
VL - E93-C
IS - 5
JA - IEICE TRANSACTIONS on Electronics
Y1 - May 2010
AB - A new mixed-voltage I/O buffer for low-voltage low-latency operation is proposed in this paper. The proposed buffer adopts a novel delay-based timing-control scheme to efficiently avoid problems like gate-oxide stress and hot-carrier degradation. The proposed timing-control scheme also allows the buffer to have a lower latency for transmitting data by avoiding the use of timing-critical circuits like series-connected transmission gates (TGs) and triple-stacked transistors. The latency for receiving data at low supply voltage is also reduced by employing a variable stacked transistor gate-biasing scheme. Comparison results in an 80-nm CMOS process indicated that the proposed mixed-voltage I/O buffer improved up to 79.3% for receiving the external data and up to 23.8% for transmitting the internal data at a supply voltage of 1.2 V.
ER -