The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. ex. Some numerals are expressed as "XNUMX".
Copyrights notice
The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. Copyrights notice
FIR(Finite Impulse Response) 필터의 복잡성은 주로 계수 승수를 구현하는 데 사용되는 가산기(감산기)의 수에 따라 결정됩니다. CSD(Canonic Signed Digit) 표현을 기반으로 하는 CSE(Common Subexpression Elimination) 방법은 계수 승수의 가산기 수를 상당히 줄이는 것으로 잘 알려져 있습니다. 최근에는 CSD 기반 CSE에 비해 더 나은 가산기 감소를 제공하는 BSE(Binary-based CSE) 기법이 제안되었습니다. 본 논문에서는 고차 저전력 FIR 필터를 구현하기 위해 4비트 공통 하위 표현식(CS)을 사용하는 새로운 4비트 이진 표현 기반 CSE(BCSE-4) 방법을 제안합니다. 제안된 BCSE-4는 필터 계수의 이진 표현에 존재하는 중복 4비트 CS를 제거하여 더 나은 가산기 감소를 제공합니다. 덧셈기의 감소는 필터 계수 곱셈기의 임계 경로 길이를 약간 증가시킴으로써 달성됩니다. 설계 예에 따르면 BCSE-4는 TSMC-5.2 µm 기술로 합성할 때 가장 잘 알려진 CSE 방법(BSE, NR-SCSE)에 비해 각각 6.1% 및 0.18%의 평균 전력 소비 감소를 제공합니다. 우리는 BCSE-4가 필터 계수 곱셈기의 임계 경로 길이를 늘리지 않고도 BSE에 비해 전체 가산기 감소를 6.5% 제공한다는 것을 보여줍니다.
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
부
K.G. SMITHA, A.P. VINOD, "Low Power Realization and Synthesis of Higher-Order FIR Filters Using an Improved Common Subexpression Elimination Method" in IEICE TRANSACTIONS on Fundamentals,
vol. E91-A, no. 11, pp. 3282-3292, November 2008, doi: 10.1093/ietfec/e91-a.11.3282.
Abstract: The complexity of Finite Impulse Response (FIR) filters is mainly dominated by the number of adders (subtractors) used to implement the coefficient multipliers. It is well known that Common Subexpression Elimination (CSE) method based on Canonic Signed Digit (CSD) representation considerably reduces the number of adders in coefficient multipliers. Recently, a binary-based CSE (BSE) technique was proposed, which produced better reduction of adders compared to the CSD-based CSE. In this paper, we propose a new 4-bit binary representation-based CSE (BCSE-4) method which employs 4-bit Common Subexpressions (CSs) for implementing higher order low-power FIR filters. The proposed BCSE-4 offers better reduction of adders by eliminating the redundant 4-bit CSs that exist in the binary representation of filter coefficients. The reduction of adders is achieved with a small increase in critical path length of filter coefficient multipliers. Design examples show that our BCSE-4 gives an average power consumption reduction of 5.2% and 6.1% over the best known CSE method (BSE, NR-SCSE) respectively, when synthesized with TSMC-0.18 µm technology. We show that our BCSE-4 offers an overall adder reduction of 6.5% compared to BSE without any increase in critical path length of filter coefficient multipliers.
URL: https://global.ieice.org/en_transactions/fundamentals/10.1093/ietfec/e91-a.11.3282/_p
부
@ARTICLE{e91-a_11_3282,
author={K.G. SMITHA, A.P. VINOD, },
journal={IEICE TRANSACTIONS on Fundamentals},
title={Low Power Realization and Synthesis of Higher-Order FIR Filters Using an Improved Common Subexpression Elimination Method},
year={2008},
volume={E91-A},
number={11},
pages={3282-3292},
abstract={The complexity of Finite Impulse Response (FIR) filters is mainly dominated by the number of adders (subtractors) used to implement the coefficient multipliers. It is well known that Common Subexpression Elimination (CSE) method based on Canonic Signed Digit (CSD) representation considerably reduces the number of adders in coefficient multipliers. Recently, a binary-based CSE (BSE) technique was proposed, which produced better reduction of adders compared to the CSD-based CSE. In this paper, we propose a new 4-bit binary representation-based CSE (BCSE-4) method which employs 4-bit Common Subexpressions (CSs) for implementing higher order low-power FIR filters. The proposed BCSE-4 offers better reduction of adders by eliminating the redundant 4-bit CSs that exist in the binary representation of filter coefficients. The reduction of adders is achieved with a small increase in critical path length of filter coefficient multipliers. Design examples show that our BCSE-4 gives an average power consumption reduction of 5.2% and 6.1% over the best known CSE method (BSE, NR-SCSE) respectively, when synthesized with TSMC-0.18 µm technology. We show that our BCSE-4 offers an overall adder reduction of 6.5% compared to BSE without any increase in critical path length of filter coefficient multipliers.},
keywords={},
doi={10.1093/ietfec/e91-a.11.3282},
ISSN={1745-1337},
month={November},}
부
TY - JOUR
TI - Low Power Realization and Synthesis of Higher-Order FIR Filters Using an Improved Common Subexpression Elimination Method
T2 - IEICE TRANSACTIONS on Fundamentals
SP - 3282
EP - 3292
AU - K.G. SMITHA
AU - A.P. VINOD
PY - 2008
DO - 10.1093/ietfec/e91-a.11.3282
JO - IEICE TRANSACTIONS on Fundamentals
SN - 1745-1337
VL - E91-A
IS - 11
JA - IEICE TRANSACTIONS on Fundamentals
Y1 - November 2008
AB - The complexity of Finite Impulse Response (FIR) filters is mainly dominated by the number of adders (subtractors) used to implement the coefficient multipliers. It is well known that Common Subexpression Elimination (CSE) method based on Canonic Signed Digit (CSD) representation considerably reduces the number of adders in coefficient multipliers. Recently, a binary-based CSE (BSE) technique was proposed, which produced better reduction of adders compared to the CSD-based CSE. In this paper, we propose a new 4-bit binary representation-based CSE (BCSE-4) method which employs 4-bit Common Subexpressions (CSs) for implementing higher order low-power FIR filters. The proposed BCSE-4 offers better reduction of adders by eliminating the redundant 4-bit CSs that exist in the binary representation of filter coefficients. The reduction of adders is achieved with a small increase in critical path length of filter coefficient multipliers. Design examples show that our BCSE-4 gives an average power consumption reduction of 5.2% and 6.1% over the best known CSE method (BSE, NR-SCSE) respectively, when synthesized with TSMC-0.18 µm technology. We show that our BCSE-4 offers an overall adder reduction of 6.5% compared to BSE without any increase in critical path length of filter coefficient multipliers.
ER -