The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. ex. Some numerals are expressed as "XNUMX".
Copyrights notice
The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. Copyrights notice
코드 크기를 줄이는 것은 메모리와 CPU 사이의 통신 병목 현상을 극복하기 위해 고성능 시스템은 물론 임베디드 시스템에서도 매우 중요합니다. 특히 고대역폭 명령어 프리페치가 필요한 VLIW(Very Long Instruction Word) 프로세서의 경우 더욱 그렇습니다. 본 논문은 명령어 간의 동형성을 사용하여 VLIW 프로세서 기반 시스템에서 사전 기반 코드 압축에 대한 새로운 접근 방식을 제시합니다. 명령어를 opcode 그룹과 피연산자 그룹의 두 그룹으로 나눈 후 최대 코드 압축을 위해 제안된 압축 알고리즘을 각 그룹에 적용합니다. 자주 사용되는 명령어를 원본 코드에서 추출하여 두 개의 사전으로 매핑합니다. opcode 사전 및 피연산자 사전. SPEC95 벤치마크에 따르면 제안 기법은 63-issue, 69-issue, 71-issue VLIW 아키텍처에서 각각 4%, 8%, 12%의 평균 코드 압축률을 달성했다.
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
부
Sang-Joon NAM, In-Cheol PARK, Chong-Min KYUNG, "Improving Dictionary-Based Code Compression in VLIW Architectures" in IEICE TRANSACTIONS on Fundamentals,
vol. E82-A, no. 11, pp. 2318-2324, November 1999, doi: .
Abstract: Reducing code size is crucial in embedded systems as well as in high-performance systems to overcome the communication bottleneck between memory and CPU, especially with VLIW (Very Long Instruction Word) processors that require a high-bandwidth instruction prefetching. This paper presents a new approach for dictionary-based code compression in VLIW processor-based systems using isomorphism among instruction words. After we divide instruction words into two groups, one for opcode group and the other for operand group, the proposed compression algorithm is applied to each group for maximal code compression. Frequently-used instruction words are extracted from the original code to be mapped into two dictionaries, an opcode dictionary and an operand dictionary. According to the SPEC95 benchmarks, the proposed technique has achieved an average code compression ratio of 63%, 69%, and 71% in a 4-issue, 8-issue, and 12-issue VLIW architecture, respectively.
URL: https://global.ieice.org/en_transactions/fundamentals/10.1587/e82-a_11_2318/_p
부
@ARTICLE{e82-a_11_2318,
author={Sang-Joon NAM, In-Cheol PARK, Chong-Min KYUNG, },
journal={IEICE TRANSACTIONS on Fundamentals},
title={Improving Dictionary-Based Code Compression in VLIW Architectures},
year={1999},
volume={E82-A},
number={11},
pages={2318-2324},
abstract={Reducing code size is crucial in embedded systems as well as in high-performance systems to overcome the communication bottleneck between memory and CPU, especially with VLIW (Very Long Instruction Word) processors that require a high-bandwidth instruction prefetching. This paper presents a new approach for dictionary-based code compression in VLIW processor-based systems using isomorphism among instruction words. After we divide instruction words into two groups, one for opcode group and the other for operand group, the proposed compression algorithm is applied to each group for maximal code compression. Frequently-used instruction words are extracted from the original code to be mapped into two dictionaries, an opcode dictionary and an operand dictionary. According to the SPEC95 benchmarks, the proposed technique has achieved an average code compression ratio of 63%, 69%, and 71% in a 4-issue, 8-issue, and 12-issue VLIW architecture, respectively.},
keywords={},
doi={},
ISSN={},
month={November},}
부
TY - JOUR
TI - Improving Dictionary-Based Code Compression in VLIW Architectures
T2 - IEICE TRANSACTIONS on Fundamentals
SP - 2318
EP - 2324
AU - Sang-Joon NAM
AU - In-Cheol PARK
AU - Chong-Min KYUNG
PY - 1999
DO -
JO - IEICE TRANSACTIONS on Fundamentals
SN -
VL - E82-A
IS - 11
JA - IEICE TRANSACTIONS on Fundamentals
Y1 - November 1999
AB - Reducing code size is crucial in embedded systems as well as in high-performance systems to overcome the communication bottleneck between memory and CPU, especially with VLIW (Very Long Instruction Word) processors that require a high-bandwidth instruction prefetching. This paper presents a new approach for dictionary-based code compression in VLIW processor-based systems using isomorphism among instruction words. After we divide instruction words into two groups, one for opcode group and the other for operand group, the proposed compression algorithm is applied to each group for maximal code compression. Frequently-used instruction words are extracted from the original code to be mapped into two dictionaries, an opcode dictionary and an operand dictionary. According to the SPEC95 benchmarks, the proposed technique has achieved an average code compression ratio of 63%, 69%, and 71% in a 4-issue, 8-issue, and 12-issue VLIW architecture, respectively.
ER -