The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. ex. Some numerals are expressed as "XNUMX".
Copyrights notice
The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. Copyrights notice
실시간 시스템에서는 인터럽트 신호에 대한 응답시간과 RTOS(Real-Time Operating System)의 실행시간을 줄여야 한다. 이러한 요구사항을 만족시키기 위해 우리는 RTOS의 일부 기능을 하드웨어를 이용하여 구현하는 방법을 제안하였다. 이러한 아이디어를 바탕으로 우리는 STRON(실리콘 TRON: 실시간 운영 체제 Nucleus)이라는 VLSI 칩을 구현하여 STRON 칩이 모든 MPU의 주변 장치로 작동하는 RTOS의 성능을 향상시켰습니다. 본 논문에서는 STRON 칩의 하드웨어 아키텍처와 STRON 칩을 이용한 RTOS의 성능 평가 결과를 기술한다. 다음과 같은 결과가 얻어졌다. (1) STRON 칩은 각 객체(태스크, 이벤트 플래그, 세마포어, 인터럽트)의 개수가 10,000개일 때 약 7개 게이트에만 구현된다. (2) 태스크 스케줄러는 고정된 주기로 8클럭 이내에 실행이 가능하다. (7) STRON 칩을 사용하는 기본 µITRON 시스템 호출의 대부분은 몇 마이크로초의 고정된 시간 내에 실행될 수 있습니다. (3) 멀티태스킹 응용 프로그램 모델로 측정한 시스템 호출의 실행 시간은 기존 소프트웨어 RTOS의 경우에 비해 약 4/5로 단축될 수 있다. (2.2) 컨텍스트 스위칭을 포함한 전체 성능은 소프트웨어 RTOS보다 약 XNUMX배 빠르다. STRON 칩이 구현하는 시스템 호출 부분의 실행 시간은 거의 무시할 수 있지만 MPU 아키텍처와 관련된 인터페이스 소프트웨어 부분과 컨텍스트 전환 부분은 RTOS의 전체 성능에 큰 영향을 미친다는 결론을 내렸습니다.
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
부
Takumi NAKANO, Yoshiki KOMATSUDAIRA, Akichika SHIOMI, Masaharu IMAI, "Performance Evaluation of STRON: A Hardware Implementation of a Real-Time OS" in IEICE TRANSACTIONS on Fundamentals,
vol. E82-A, no. 11, pp. 2375-2382, November 1999, doi: .
Abstract: In a real-time system, it is required to reduce the response time to an interrupt signal, as well as the execution time of a Real-Time Operating System (RTOS). In order to satisfy this requirement, we have proposed a method of implementing some of the functionalities of an RTOS using hardware. Based on this idea, we have implemented a VLSI chip, called STRON (silicon TRON: The Realtime Operating system Nucleus), to enhance the performance of an RTOS, where the STRON chip works as a peripheral unit of any MPU. In this paper we describe the hardware architecture of the STRON chip and the performance evaluation results of the RTOS using the STRON chip. The following results were obtained. (1) The STRON chip is implemented in only about 10,000 gates when the number of each object (task, event flag, semaphore, and interrupt) is 7. (2) The task scheduler can execute within 8 clocks in a fixed period using the hardware algorithm when the number of tasks is 7. (3) Most of the basic µITRON system calls using the STRON chip can be executed in a fixed period of a few microseconds. (4) The execution time of a system call, measured by a multitask application program model, can be reduced to about one-fifth that in the case of the conventional software RTOS. (5) The total performance, including context switching, is about 2.2 times faster than that of the software RTOS. We conclude that the execution time of the part of the system call implemented by the STRON chip can almost be ignored, but the part of the interface software and context switching related to the architecture of a MPU strongly influence the total performance of an RTOS.
URL: https://global.ieice.org/en_transactions/fundamentals/10.1587/e82-a_11_2375/_p
부
@ARTICLE{e82-a_11_2375,
author={Takumi NAKANO, Yoshiki KOMATSUDAIRA, Akichika SHIOMI, Masaharu IMAI, },
journal={IEICE TRANSACTIONS on Fundamentals},
title={Performance Evaluation of STRON: A Hardware Implementation of a Real-Time OS},
year={1999},
volume={E82-A},
number={11},
pages={2375-2382},
abstract={In a real-time system, it is required to reduce the response time to an interrupt signal, as well as the execution time of a Real-Time Operating System (RTOS). In order to satisfy this requirement, we have proposed a method of implementing some of the functionalities of an RTOS using hardware. Based on this idea, we have implemented a VLSI chip, called STRON (silicon TRON: The Realtime Operating system Nucleus), to enhance the performance of an RTOS, where the STRON chip works as a peripheral unit of any MPU. In this paper we describe the hardware architecture of the STRON chip and the performance evaluation results of the RTOS using the STRON chip. The following results were obtained. (1) The STRON chip is implemented in only about 10,000 gates when the number of each object (task, event flag, semaphore, and interrupt) is 7. (2) The task scheduler can execute within 8 clocks in a fixed period using the hardware algorithm when the number of tasks is 7. (3) Most of the basic µITRON system calls using the STRON chip can be executed in a fixed period of a few microseconds. (4) The execution time of a system call, measured by a multitask application program model, can be reduced to about one-fifth that in the case of the conventional software RTOS. (5) The total performance, including context switching, is about 2.2 times faster than that of the software RTOS. We conclude that the execution time of the part of the system call implemented by the STRON chip can almost be ignored, but the part of the interface software and context switching related to the architecture of a MPU strongly influence the total performance of an RTOS.},
keywords={},
doi={},
ISSN={},
month={November},}
부
TY - JOUR
TI - Performance Evaluation of STRON: A Hardware Implementation of a Real-Time OS
T2 - IEICE TRANSACTIONS on Fundamentals
SP - 2375
EP - 2382
AU - Takumi NAKANO
AU - Yoshiki KOMATSUDAIRA
AU - Akichika SHIOMI
AU - Masaharu IMAI
PY - 1999
DO -
JO - IEICE TRANSACTIONS on Fundamentals
SN -
VL - E82-A
IS - 11
JA - IEICE TRANSACTIONS on Fundamentals
Y1 - November 1999
AB - In a real-time system, it is required to reduce the response time to an interrupt signal, as well as the execution time of a Real-Time Operating System (RTOS). In order to satisfy this requirement, we have proposed a method of implementing some of the functionalities of an RTOS using hardware. Based on this idea, we have implemented a VLSI chip, called STRON (silicon TRON: The Realtime Operating system Nucleus), to enhance the performance of an RTOS, where the STRON chip works as a peripheral unit of any MPU. In this paper we describe the hardware architecture of the STRON chip and the performance evaluation results of the RTOS using the STRON chip. The following results were obtained. (1) The STRON chip is implemented in only about 10,000 gates when the number of each object (task, event flag, semaphore, and interrupt) is 7. (2) The task scheduler can execute within 8 clocks in a fixed period using the hardware algorithm when the number of tasks is 7. (3) Most of the basic µITRON system calls using the STRON chip can be executed in a fixed period of a few microseconds. (4) The execution time of a system call, measured by a multitask application program model, can be reduced to about one-fifth that in the case of the conventional software RTOS. (5) The total performance, including context switching, is about 2.2 times faster than that of the software RTOS. We conclude that the execution time of the part of the system call implemented by the STRON chip can almost be ignored, but the part of the interface software and context switching related to the architecture of a MPU strongly influence the total performance of an RTOS.
ER -