The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. ex. Some numerals are expressed as "XNUMX".
Copyrights notice
The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. Copyrights notice
새로운 지능형 시스템과 단순화된 VLSI 구현을 실현하기 위해 우리는 "FBSDAM(Switched Diffusion Analog Memory with Feedback Circuit)"이라는 새로운 비휘발성 아날로그 메모리를 제안합니다. FBSDAM은 선형 쓰기 및 지우기 특성을 갖습니다. 따라서 FBSDAM은 아날로그 값을 정확하게 기억하는데 유용합니다. 우리는 또한 들어오는 패턴이 알려지지 않은 패턴인지 저장된 패턴인지를 구별하는 신경과 유사한 학습 및 식별 기능을 갖춘 새로운 아날로그 콘텐츠 주소 지정 가능 메모리(CAM)를 제안합니다. 우리는 우리가 개발한 4μm 이중 폴리 단일 금속 CMOS 프로세스와 비휘발성 아날로그 메모리 기술을 통해 FBSDAM을 사용하여 CAM을 설계하고 제작합니다. 칩 크기는 3.1mm입니다.
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
부
Tomochika HARADA, Shigeo SATO, Koji NAKAJIMA, "A Content-Addressable Memory Using "Switched Diffusion Analog Memory with Feedback Circuit"" in IEICE TRANSACTIONS on Fundamentals,
vol. E82-A, no. 2, pp. 370-377, February 1999, doi: .
Abstract: For the purpose of realizing a new intelligent system and its simplified VLSI implementation, we propose a new nonvolatile analog memory called "switched diffusion analog memory with feedback circuit (FBSDAM). " FBSDAM has linear writing and erasing characteristics. Therefore, FBSDAM is useful for memorizing an analog value exactly. We also propose a new analog content-addressable memory (CAM) which has neural-like learning and discriminating functions which discriminate whether an incoming pattern is an unknown pattern or a stored pattern. We design and fabricate the CAM using FBSDAM by means of the 4µm double-poly single-metal CMOS process and nonvolatile analog memory technology which are developed by us. The chip size is 3.1 mm
URL: https://global.ieice.org/en_transactions/fundamentals/10.1587/e82-a_2_370/_p
부
@ARTICLE{e82-a_2_370,
author={Tomochika HARADA, Shigeo SATO, Koji NAKAJIMA, },
journal={IEICE TRANSACTIONS on Fundamentals},
title={A Content-Addressable Memory Using "Switched Diffusion Analog Memory with Feedback Circuit"},
year={1999},
volume={E82-A},
number={2},
pages={370-377},
abstract={For the purpose of realizing a new intelligent system and its simplified VLSI implementation, we propose a new nonvolatile analog memory called "switched diffusion analog memory with feedback circuit (FBSDAM). " FBSDAM has linear writing and erasing characteristics. Therefore, FBSDAM is useful for memorizing an analog value exactly. We also propose a new analog content-addressable memory (CAM) which has neural-like learning and discriminating functions which discriminate whether an incoming pattern is an unknown pattern or a stored pattern. We design and fabricate the CAM using FBSDAM by means of the 4µm double-poly single-metal CMOS process and nonvolatile analog memory technology which are developed by us. The chip size is 3.1 mm
keywords={},
doi={},
ISSN={},
month={February},}
부
TY - JOUR
TI - A Content-Addressable Memory Using "Switched Diffusion Analog Memory with Feedback Circuit"
T2 - IEICE TRANSACTIONS on Fundamentals
SP - 370
EP - 377
AU - Tomochika HARADA
AU - Shigeo SATO
AU - Koji NAKAJIMA
PY - 1999
DO -
JO - IEICE TRANSACTIONS on Fundamentals
SN -
VL - E82-A
IS - 2
JA - IEICE TRANSACTIONS on Fundamentals
Y1 - February 1999
AB - For the purpose of realizing a new intelligent system and its simplified VLSI implementation, we propose a new nonvolatile analog memory called "switched diffusion analog memory with feedback circuit (FBSDAM). " FBSDAM has linear writing and erasing characteristics. Therefore, FBSDAM is useful for memorizing an analog value exactly. We also propose a new analog content-addressable memory (CAM) which has neural-like learning and discriminating functions which discriminate whether an incoming pattern is an unknown pattern or a stored pattern. We design and fabricate the CAM using FBSDAM by means of the 4µm double-poly single-metal CMOS process and nonvolatile analog memory technology which are developed by us. The chip size is 3.1 mm
ER -