The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. ex. Some numerals are expressed as "XNUMX".
Copyrights notice
The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. Copyrights notice
본 논문에서는 대규모 병렬 VLSI 구현에 적합한 회색조 영상 분할을 위한 비선형 발진기 네트워크 모델을 제안합니다. 이 모델은 비선형 아날로그 역학을 사용하여 이미지 분할을 병렬로 수행합니다. VLSI 구현에서는 계산 정밀도가 제한되어 있으므로 올바른 작동에 필요한 계산 정밀도를 추정하는 것이 중요합니다. 수치 시뮬레이션을 통해 필요한 정밀도는 5비트로 추정됩니다. 우리는 아날로그-디지털 병합 회로 구조에 적합한 펄스 변조 방식을 사용하는 비선형 발진기 네트워크 회로를 제안합니다. 비선형 발진기 회로와 연결 가중치 회로의 기본 동작은 SPICE 회로 시뮬레이션을 통해 확인됩니다. 회로 시뮬레이션 결과는 또한 이미지 분할이 100μs 내에서 수행될 수 있음을 보여줍니다.
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
부
Hiroshi ANDO, Takashi MORIE, Makoto NAGATA, Atsushi IWATA, "A Nonlinear Oscillator Network for Gray-Level Image Segmentation and PWM/PPM Circuits for Its VLSI Implementation" in IEICE TRANSACTIONS on Fundamentals,
vol. E83-A, no. 2, pp. 329-336, February 2000, doi: .
Abstract: This paper proposes a nonlinear oscillator network model for gray-level image segmentation suitable for massively parallel VLSI implementation. The model performs image segmentation in parallel using nonlinear analog dynamics. Because of the limited calculation precision in VLSI implementation, it is important to estimate the calculation precision required for proper operation. By numerical simulation, the necessary precision is estimated to be 5 bits. We propose a nonlinear oscillator network circuit using the pulse modulation approach suitable for an analog-digital merged circuit architecture. The basic operations of the nonlinear oscillator circuit and the connection weight circuit are confirmed by SPICE circuit simulation. The circuit simulation results also demonstrate that image segmentation can be performed within the order of 100 µs.
URL: https://global.ieice.org/en_transactions/fundamentals/10.1587/e83-a_2_329/_p
부
@ARTICLE{e83-a_2_329,
author={Hiroshi ANDO, Takashi MORIE, Makoto NAGATA, Atsushi IWATA, },
journal={IEICE TRANSACTIONS on Fundamentals},
title={A Nonlinear Oscillator Network for Gray-Level Image Segmentation and PWM/PPM Circuits for Its VLSI Implementation},
year={2000},
volume={E83-A},
number={2},
pages={329-336},
abstract={This paper proposes a nonlinear oscillator network model for gray-level image segmentation suitable for massively parallel VLSI implementation. The model performs image segmentation in parallel using nonlinear analog dynamics. Because of the limited calculation precision in VLSI implementation, it is important to estimate the calculation precision required for proper operation. By numerical simulation, the necessary precision is estimated to be 5 bits. We propose a nonlinear oscillator network circuit using the pulse modulation approach suitable for an analog-digital merged circuit architecture. The basic operations of the nonlinear oscillator circuit and the connection weight circuit are confirmed by SPICE circuit simulation. The circuit simulation results also demonstrate that image segmentation can be performed within the order of 100 µs.},
keywords={},
doi={},
ISSN={},
month={February},}
부
TY - JOUR
TI - A Nonlinear Oscillator Network for Gray-Level Image Segmentation and PWM/PPM Circuits for Its VLSI Implementation
T2 - IEICE TRANSACTIONS on Fundamentals
SP - 329
EP - 336
AU - Hiroshi ANDO
AU - Takashi MORIE
AU - Makoto NAGATA
AU - Atsushi IWATA
PY - 2000
DO -
JO - IEICE TRANSACTIONS on Fundamentals
SN -
VL - E83-A
IS - 2
JA - IEICE TRANSACTIONS on Fundamentals
Y1 - February 2000
AB - This paper proposes a nonlinear oscillator network model for gray-level image segmentation suitable for massively parallel VLSI implementation. The model performs image segmentation in parallel using nonlinear analog dynamics. Because of the limited calculation precision in VLSI implementation, it is important to estimate the calculation precision required for proper operation. By numerical simulation, the necessary precision is estimated to be 5 bits. We propose a nonlinear oscillator network circuit using the pulse modulation approach suitable for an analog-digital merged circuit architecture. The basic operations of the nonlinear oscillator circuit and the connection weight circuit are confirmed by SPICE circuit simulation. The circuit simulation results also demonstrate that image segmentation can be performed within the order of 100 µs.
ER -