The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. ex. Some numerals are expressed as "XNUMX".
Copyrights notice
The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. Copyrights notice
시간 인터리브 ADC 시스템은 상대적으로 느린 회로로 높은 샘플링 속도의 ADC를 구현하는 효과적인 방법입니다. 시스템에서 여러 채널 ADC는 마치 훨씬 더 높은 샘플링 속도에서 작동하는 단일 ADC인 것처럼 인터리빙된 샘플링 시간으로 작동합니다. 채널 ADC 간의 불일치는 ADC 시스템 전체의 SNR 및 SFDR을 저하시키며, 채널에 분산된 클럭의 오프셋, 이득 및 대역폭 불일치와 타이밍 스큐의 영향이 잘 조사되었습니다. 이 문서에서는 채널을 조사합니다. 선형성 불일치 이는 실제로 매우 중요하지만 이전에는 조사되지 않은 시간 인터리브 ADC 시스템의 효과입니다. 우리는 미분 비선형성 불일치와 적분 비선형성 불일치의 두 가지 경우를 고려합니다. 우리의 수치 시뮬레이션은 특히 주파수 영역에서 이러한 불일치의 뚜렷한 특징을 보여줍니다. 파생된 결과는 채널 불일치 효과를 보상하기 위한 교정 알고리즘을 파생하는 데 유용할 수 있습니다.
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
부
Naoki KUROSAWA, Haruo KOBAYASHI, Kensuke KOBAYASHI, "Channel Linearity Mismatch Effects in Time-Interleaved ADC Systems" in IEICE TRANSACTIONS on Fundamentals,
vol. E85-A, no. 4, pp. 749-756, April 2002, doi: .
Abstract: A time-interleaved ADC system is an effective way to implement a high-sampling-rate ADC with relatively slow circuits. In the system, several channel ADCs operate at interleaved sampling times as if they were effectively a single ADC operating at a much higher sampling rate. Mismatches among channel ADCs degrade SNR and SFDR of the ADC system as a whole, and the effects of offset, gain and bandwidth mismatches as well as timing skew of the clocks distributed to the channels have been well investigated. This paper investigates the channel linearity mismatch effects in the time-interleaved ADC system, which are very important in practice but had not been investigated previously. We consider two cases: differential nonlinearity mismatch and integral nonlinearity mismatch cases. Our numerical simulation shows distinct features of such mismatch especially in frequency domain. The derived results can be useful for deriving calibration algorithms to compensate for the channel mismatch effects.
URL: https://global.ieice.org/en_transactions/fundamentals/10.1587/e85-a_4_749/_p
부
@ARTICLE{e85-a_4_749,
author={Naoki KUROSAWA, Haruo KOBAYASHI, Kensuke KOBAYASHI, },
journal={IEICE TRANSACTIONS on Fundamentals},
title={Channel Linearity Mismatch Effects in Time-Interleaved ADC Systems},
year={2002},
volume={E85-A},
number={4},
pages={749-756},
abstract={A time-interleaved ADC system is an effective way to implement a high-sampling-rate ADC with relatively slow circuits. In the system, several channel ADCs operate at interleaved sampling times as if they were effectively a single ADC operating at a much higher sampling rate. Mismatches among channel ADCs degrade SNR and SFDR of the ADC system as a whole, and the effects of offset, gain and bandwidth mismatches as well as timing skew of the clocks distributed to the channels have been well investigated. This paper investigates the channel linearity mismatch effects in the time-interleaved ADC system, which are very important in practice but had not been investigated previously. We consider two cases: differential nonlinearity mismatch and integral nonlinearity mismatch cases. Our numerical simulation shows distinct features of such mismatch especially in frequency domain. The derived results can be useful for deriving calibration algorithms to compensate for the channel mismatch effects.},
keywords={},
doi={},
ISSN={},
month={April},}
부
TY - JOUR
TI - Channel Linearity Mismatch Effects in Time-Interleaved ADC Systems
T2 - IEICE TRANSACTIONS on Fundamentals
SP - 749
EP - 756
AU - Naoki KUROSAWA
AU - Haruo KOBAYASHI
AU - Kensuke KOBAYASHI
PY - 2002
DO -
JO - IEICE TRANSACTIONS on Fundamentals
SN -
VL - E85-A
IS - 4
JA - IEICE TRANSACTIONS on Fundamentals
Y1 - April 2002
AB - A time-interleaved ADC system is an effective way to implement a high-sampling-rate ADC with relatively slow circuits. In the system, several channel ADCs operate at interleaved sampling times as if they were effectively a single ADC operating at a much higher sampling rate. Mismatches among channel ADCs degrade SNR and SFDR of the ADC system as a whole, and the effects of offset, gain and bandwidth mismatches as well as timing skew of the clocks distributed to the channels have been well investigated. This paper investigates the channel linearity mismatch effects in the time-interleaved ADC system, which are very important in practice but had not been investigated previously. We consider two cases: differential nonlinearity mismatch and integral nonlinearity mismatch cases. Our numerical simulation shows distinct features of such mismatch especially in frequency domain. The derived results can be useful for deriving calibration algorithms to compensate for the channel mismatch effects.
ER -