The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. ex. Some numerals are expressed as "XNUMX".
Copyrights notice
The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. Copyrights notice
우리는 초지향성 변조 지적 재산(IP)과 3D 사운드 처리 IP를 포함하고 소비자 애플리케이션을 위한 3차원(3D) 사운드 프로세서 아키텍처를 제안합니다. 또한, 3차원 음향처리 IP에 대한 자동 설계 환경도 제안한다. 이 프로세서는 초음파를 사용하여 임의의 공간에서 사실적인 작은 음장을 생성할 수 있습니다. 특히, 3D 사운드 처리 IP에서 1D 오디오를 재생하기 위해서는 복잡한 머리 관련 전달함수의 개인 주파수 특성을 재현할 필요가 있다. 이러한 이유로 우리는 재구성 가능성이 높은 자동 설계 환경을 구축했습니다. 이러한 자동설계 환경은 High-level 합성을 기반으로 하며, C 기반의 알고리즘 시뮬레이터를 자동으로 생성하고, 필터 설계를 위한 매개변수 설명 파일을 입력하여 IP 하드웨어를 자동으로 합성하는 것이 가능합니다. 이러한 자동 설계 환경은 기존 수동 설계에 비해 설계 기간을 약 5/3로 단축할 수 있습니다. 자동설계환경을 적용하여 XNUMX차원 음향처리 IP를 실험적으로 설계하였다. 설계된 IP는 하드웨어 용량이나 전력소모 측면에서 컨슈머 애플리케이션에 충분히 적용 가능하다.
Saya OHIRA
Nihon University
Naoki TSUCHIYA
Nihon University
Tetsuya MATSUMURA
Nihon University
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
부
Saya OHIRA, Naoki TSUCHIYA, Tetsuya MATSUMURA, "Reconfigurable 3D Sound Processor and Its Automatic Design Environment Using High-Level Synthesis" in IEICE TRANSACTIONS on Fundamentals,
vol. E102-A, no. 12, pp. 1804-1812, December 2019, doi: 10.1587/transfun.E102.A.1804.
Abstract: We propose a three-dimensional (3D) sound processor architecture that includes super-directional modulation intellectual property (IP) and 3D sound processing IP and for consumer applications. In addition, we also propose an automatic design environment for 3D sound processing IP. This processor can generate realistic small sound fields in arbitrary spaces using ultrasound. In particular, in the 3D sound processing IP, in order to reproduce 3D audio, it is necessary to reproduce the personal frequency characteristics of complex head related transfer functions. For this reason, we have constructed an automatic design environment with high reconfigurability. This automatic design environment is based on high-level synthesis, and it is possible to automatically generate a C-based algorithm simulator and automatically synthesize the IP hardware by inputting a parameter description file for filter design. This automatic design environment can reduce the design period to approximately 1/5 as compared with conventional manual design. Applying the automatic design environment, a 3D sound processing IP was designed experimentally. The designed IP can be sufficiently applied to consumer applications from the viewpoints of hardware amount and power consumption.
URL: https://global.ieice.org/en_transactions/fundamentals/10.1587/transfun.E102.A.1804/_p
부
@ARTICLE{e102-a_12_1804,
author={Saya OHIRA, Naoki TSUCHIYA, Tetsuya MATSUMURA, },
journal={IEICE TRANSACTIONS on Fundamentals},
title={Reconfigurable 3D Sound Processor and Its Automatic Design Environment Using High-Level Synthesis},
year={2019},
volume={E102-A},
number={12},
pages={1804-1812},
abstract={We propose a three-dimensional (3D) sound processor architecture that includes super-directional modulation intellectual property (IP) and 3D sound processing IP and for consumer applications. In addition, we also propose an automatic design environment for 3D sound processing IP. This processor can generate realistic small sound fields in arbitrary spaces using ultrasound. In particular, in the 3D sound processing IP, in order to reproduce 3D audio, it is necessary to reproduce the personal frequency characteristics of complex head related transfer functions. For this reason, we have constructed an automatic design environment with high reconfigurability. This automatic design environment is based on high-level synthesis, and it is possible to automatically generate a C-based algorithm simulator and automatically synthesize the IP hardware by inputting a parameter description file for filter design. This automatic design environment can reduce the design period to approximately 1/5 as compared with conventional manual design. Applying the automatic design environment, a 3D sound processing IP was designed experimentally. The designed IP can be sufficiently applied to consumer applications from the viewpoints of hardware amount and power consumption.},
keywords={},
doi={10.1587/transfun.E102.A.1804},
ISSN={1745-1337},
month={December},}
부
TY - JOUR
TI - Reconfigurable 3D Sound Processor and Its Automatic Design Environment Using High-Level Synthesis
T2 - IEICE TRANSACTIONS on Fundamentals
SP - 1804
EP - 1812
AU - Saya OHIRA
AU - Naoki TSUCHIYA
AU - Tetsuya MATSUMURA
PY - 2019
DO - 10.1587/transfun.E102.A.1804
JO - IEICE TRANSACTIONS on Fundamentals
SN - 1745-1337
VL - E102-A
IS - 12
JA - IEICE TRANSACTIONS on Fundamentals
Y1 - December 2019
AB - We propose a three-dimensional (3D) sound processor architecture that includes super-directional modulation intellectual property (IP) and 3D sound processing IP and for consumer applications. In addition, we also propose an automatic design environment for 3D sound processing IP. This processor can generate realistic small sound fields in arbitrary spaces using ultrasound. In particular, in the 3D sound processing IP, in order to reproduce 3D audio, it is necessary to reproduce the personal frequency characteristics of complex head related transfer functions. For this reason, we have constructed an automatic design environment with high reconfigurability. This automatic design environment is based on high-level synthesis, and it is possible to automatically generate a C-based algorithm simulator and automatically synthesize the IP hardware by inputting a parameter description file for filter design. This automatic design environment can reduce the design period to approximately 1/5 as compared with conventional manual design. Applying the automatic design environment, a 3D sound processing IP was designed experimentally. The designed IP can be sufficiently applied to consumer applications from the viewpoints of hardware amount and power consumption.
ER -