The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. ex. Some numerals are expressed as "XNUMX".
Copyrights notice
The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. Copyrights notice
순열 네트워크는 다중 코드 속도와 다양한 코드 길이를 갖는 대부분의 최신 무선 통신 시스템을 위한 재구성 가능한 QC-LDPC 디코더에서 중요한 역할을 합니다. 본 논문에서는 재구성 가능한 QC-LDPC 디코더를 위한 일반 순열 네트워크(GPN)를 제시합니다. 기존 순열 네트워크와 비교하여 이 제안은 2의 거듭제곱 및 기타 제한된 수와 같은 입력 수 제한을 극복하고 수요가 있는 모든 애플리케이션에 대해 네트워크를 최적화할 수 있습니다. 또한, 제안하는 방식은 더 적은 스테이지와 효율적인 제어 신호 생성 알고리즘으로 인해 지연 시간을 크게 줄일 수 있다. 또한 제안된 네트워크는 여러 데이터 그룹이 동시에 주기적으로 이동될 수 있는 높은 병렬성의 특성을 처리합니다. 90nm 기술을 사용한 합성 결과는 이 아키텍처가 18.3MHz 주파수에서 WiMAX 표준의 경우 600k, 10.9MHz 주파수에서 WiFi 표준의 경우 800k의 게이트 수로 구현될 수 있음을 보여줍니다.
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
부
Xiao PENG, Xiongxin ZHAO, Zhixiang CHEN, Fumiaki MAEHARA, Satoshi GOTO, "Generic Permutation Network for QC-LDPC Decoder" in IEICE TRANSACTIONS on Fundamentals,
vol. E93-A, no. 12, pp. 2551-2559, December 2010, doi: 10.1587/transfun.E93.A.2551.
Abstract: Permutation network plays an important role in the reconfigurable QC-LDPC decoder for most modern wireless communication systems with multiple code rates and various code lengths. This paper presents the generic permutation network (GPN) for the reconfigurable QC-LDPC decoder. Compared with conventional permutation networks, this proposal could break through the input number restriction, such as power of 2 and other limited number, and optimize the network for any application in demand. Moreover, the proposed scheme could greatly reduce the latency because of less stages and efficient control signal generating algorithm. In addition, the proposed network processes the nature of high parallelism which could enable several groups of data to be cyclically shifted simultaneously. The synthesis results using the 90 nm technology demonstrate that this architecture can be implemented with the gate count of 18.3k for WiMAX standard at the frequency of 600 MHz and 10.9k for WiFi standard at the frequency of 800 MHz.
URL: https://global.ieice.org/en_transactions/fundamentals/10.1587/transfun.E93.A.2551/_p
부
@ARTICLE{e93-a_12_2551,
author={Xiao PENG, Xiongxin ZHAO, Zhixiang CHEN, Fumiaki MAEHARA, Satoshi GOTO, },
journal={IEICE TRANSACTIONS on Fundamentals},
title={Generic Permutation Network for QC-LDPC Decoder},
year={2010},
volume={E93-A},
number={12},
pages={2551-2559},
abstract={Permutation network plays an important role in the reconfigurable QC-LDPC decoder for most modern wireless communication systems with multiple code rates and various code lengths. This paper presents the generic permutation network (GPN) for the reconfigurable QC-LDPC decoder. Compared with conventional permutation networks, this proposal could break through the input number restriction, such as power of 2 and other limited number, and optimize the network for any application in demand. Moreover, the proposed scheme could greatly reduce the latency because of less stages and efficient control signal generating algorithm. In addition, the proposed network processes the nature of high parallelism which could enable several groups of data to be cyclically shifted simultaneously. The synthesis results using the 90 nm technology demonstrate that this architecture can be implemented with the gate count of 18.3k for WiMAX standard at the frequency of 600 MHz and 10.9k for WiFi standard at the frequency of 800 MHz.},
keywords={},
doi={10.1587/transfun.E93.A.2551},
ISSN={1745-1337},
month={December},}
부
TY - JOUR
TI - Generic Permutation Network for QC-LDPC Decoder
T2 - IEICE TRANSACTIONS on Fundamentals
SP - 2551
EP - 2559
AU - Xiao PENG
AU - Xiongxin ZHAO
AU - Zhixiang CHEN
AU - Fumiaki MAEHARA
AU - Satoshi GOTO
PY - 2010
DO - 10.1587/transfun.E93.A.2551
JO - IEICE TRANSACTIONS on Fundamentals
SN - 1745-1337
VL - E93-A
IS - 12
JA - IEICE TRANSACTIONS on Fundamentals
Y1 - December 2010
AB - Permutation network plays an important role in the reconfigurable QC-LDPC decoder for most modern wireless communication systems with multiple code rates and various code lengths. This paper presents the generic permutation network (GPN) for the reconfigurable QC-LDPC decoder. Compared with conventional permutation networks, this proposal could break through the input number restriction, such as power of 2 and other limited number, and optimize the network for any application in demand. Moreover, the proposed scheme could greatly reduce the latency because of less stages and efficient control signal generating algorithm. In addition, the proposed network processes the nature of high parallelism which could enable several groups of data to be cyclically shifted simultaneously. The synthesis results using the 90 nm technology demonstrate that this architecture can be implemented with the gate count of 18.3k for WiMAX standard at the frequency of 600 MHz and 10.9k for WiFi standard at the frequency of 800 MHz.
ER -