The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. ex. Some numerals are expressed as "XNUMX".
Copyrights notice
The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. Copyrights notice
조회수
79
통계 분석 및 데이터 마이닝에서는 시계열 변화의 확률 분포가 변화하는 시점인 변화 지점을 식별하는 변화 지점 탐지가 네트워크 트래픽 및 트랜잭션 데이터에 대한 이상 탐지 등 다양한 목적으로 사용됩니다. 그러나 기존 AR(Auto-Regression) 모델 기반 접근 방식의 계산 비용은 너무 높고 온라인에서는 실행 불가능합니다. 본 논문에서는 ChangeFinder라고 불리는 AR 모델 기반 온라인 변화점 감지 알고리즘을 FPGA(Field Programmable Gate Array) 기반 NIC(Network Interface Card)에 구현했습니다. 제안 시스템은 10GbE(10Gbit Ethernet)로부터 수신된 시계열 데이터로부터 변화점 점수를 계산한다. 보다 구체적으로 말하면 호스트 애플리케이션에 앞서 10GbE NIC에서 변경 지점 점수를 계산합니다. 컨텍스트 메모리를 사용하여 단일 또는 다중 스트림에서 변경 지점을 찾을 수 있습니다. 본 백서에서는 ChangeFinder 알고리즘을 호스트에서 NIC로 오프로드하여 호스트 작업 부하를 줄이고 변경 지점 감지 성능을 향상시키는 것을 목표로 합니다. 평가로서 FPGA NIC의 변경점 감지를 기본 소프트웨어 구현과 비교하고 처리량 측면에서 DPDK 및 Netfilter를 사용하는 두 가지 네트워크 최적화 기술로 향상된 구현을 비교합니다. 결과는 기본 소프트웨어 구현에 비해 변경 지점 감지 처리량이 16.8배 향상된 것으로 나타났습니다. 이는 10GbE 회선 속도에 해당합니다. 다중 스트림을 지원할 때의 성능 및 영역 오버헤드도 평가됩니다.
Takuma IWATA
Keio University
Kohei NAKAMURA
Keio University
Yuta TOKUSASHI
Keio University
Hiroki MATSUTANI
Keio University
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
부
Takuma IWATA, Kohei NAKAMURA, Yuta TOKUSASHI, Hiroki MATSUTANI, "An FPGA-Based Change-Point Detection for 10Gbps Packet Stream" in IEICE TRANSACTIONS on Information,
vol. E102-D, no. 12, pp. 2366-2376, December 2019, doi: 10.1587/transinf.2019PAP0015.
Abstract: In statistical analysis and data mining, change-point detection that identifies the change-points which are times when the probability distribution of time series changes has been used for various purposes, such as anomaly detections on network traffic and transaction data. However, computation cost of a conventional AR (Auto-Regression) model based approach is too high and infeasible for online. In this paper, an AR model based online change-point detection algorithm, called ChangeFinder, is implemented on an FPGA (Field Programmable Gate Array) based NIC (Network Interface Card). The proposed system computes the change-point score from time series data received from 10GbE (10Gbit Ethernet). More specifically, it computes the change-point score at the 10GbE NIC in advance of host applications. It can find change-points on single or multiple streams using a context memory. This paper aims to reduce the host workload and improve change-point detection performance by offloading ChangeFinder algorithm from host to the NIC. As evaluations, change-point detection in the FPGA NIC is compared with a baseline software implementation and those enhanced by two network optimization techniques using DPDK and Netfilter in terms of throughput. The result demonstrates 16.8x improvement in change-point detection throughput compared to the baseline software implementation. It is corresponding to the 10GbE line rate. Performance and area overheads when supporting multiple streams are also evaluated.
URL: https://global.ieice.org/en_transactions/information/10.1587/transinf.2019PAP0015/_p
부
@ARTICLE{e102-d_12_2366,
author={Takuma IWATA, Kohei NAKAMURA, Yuta TOKUSASHI, Hiroki MATSUTANI, },
journal={IEICE TRANSACTIONS on Information},
title={An FPGA-Based Change-Point Detection for 10Gbps Packet Stream},
year={2019},
volume={E102-D},
number={12},
pages={2366-2376},
abstract={In statistical analysis and data mining, change-point detection that identifies the change-points which are times when the probability distribution of time series changes has been used for various purposes, such as anomaly detections on network traffic and transaction data. However, computation cost of a conventional AR (Auto-Regression) model based approach is too high and infeasible for online. In this paper, an AR model based online change-point detection algorithm, called ChangeFinder, is implemented on an FPGA (Field Programmable Gate Array) based NIC (Network Interface Card). The proposed system computes the change-point score from time series data received from 10GbE (10Gbit Ethernet). More specifically, it computes the change-point score at the 10GbE NIC in advance of host applications. It can find change-points on single or multiple streams using a context memory. This paper aims to reduce the host workload and improve change-point detection performance by offloading ChangeFinder algorithm from host to the NIC. As evaluations, change-point detection in the FPGA NIC is compared with a baseline software implementation and those enhanced by two network optimization techniques using DPDK and Netfilter in terms of throughput. The result demonstrates 16.8x improvement in change-point detection throughput compared to the baseline software implementation. It is corresponding to the 10GbE line rate. Performance and area overheads when supporting multiple streams are also evaluated.},
keywords={},
doi={10.1587/transinf.2019PAP0015},
ISSN={1745-1361},
month={December},}
부
TY - JOUR
TI - An FPGA-Based Change-Point Detection for 10Gbps Packet Stream
T2 - IEICE TRANSACTIONS on Information
SP - 2366
EP - 2376
AU - Takuma IWATA
AU - Kohei NAKAMURA
AU - Yuta TOKUSASHI
AU - Hiroki MATSUTANI
PY - 2019
DO - 10.1587/transinf.2019PAP0015
JO - IEICE TRANSACTIONS on Information
SN - 1745-1361
VL - E102-D
IS - 12
JA - IEICE TRANSACTIONS on Information
Y1 - December 2019
AB - In statistical analysis and data mining, change-point detection that identifies the change-points which are times when the probability distribution of time series changes has been used for various purposes, such as anomaly detections on network traffic and transaction data. However, computation cost of a conventional AR (Auto-Regression) model based approach is too high and infeasible for online. In this paper, an AR model based online change-point detection algorithm, called ChangeFinder, is implemented on an FPGA (Field Programmable Gate Array) based NIC (Network Interface Card). The proposed system computes the change-point score from time series data received from 10GbE (10Gbit Ethernet). More specifically, it computes the change-point score at the 10GbE NIC in advance of host applications. It can find change-points on single or multiple streams using a context memory. This paper aims to reduce the host workload and improve change-point detection performance by offloading ChangeFinder algorithm from host to the NIC. As evaluations, change-point detection in the FPGA NIC is compared with a baseline software implementation and those enhanced by two network optimization techniques using DPDK and Netfilter in terms of throughput. The result demonstrates 16.8x improvement in change-point detection throughput compared to the baseline software implementation. It is corresponding to the 10GbE line rate. Performance and area overheads when supporting multiple streams are also evaluated.
ER -